


VLSI Design

Tsung-Chu Huang

Department of Electronic Engineering
National Changhua University of Education
Email: tch@cc.ncue.edu.tw

2011/12/19


Reviews on Syllabus




Classification of Arrays

- In terms of LEVELs:
 1. Semi-customed transistor gates
 - "Gate Array", Sea-of-Gates (SoG)
 2. Logic Switches of X-Y cross-interconnections
 - Programmable Logic Array (PLA)
 3. Logic Gates
 - PAL, GAL, FPGA
 4. Memory Cells
 - Memory Array
- In terms of Location:
 1. Addressable
 2. Non-Addressable


Function of n -to- N Address Decoders



Gate-Level Design of Address Decoders



Pseudo-NMOS Transistor-Level Single-Diffusion Design of Address Decoders



5. NMOS-like Structures

NAND-Type (Pseudo-) NMOS Circuit

Body Effect!
Compact, low-power but slower.

T.-C. Huang, NCUE Fall 2011 Page 7

5. NMOS-like Logic Structures

NOR-Type (Pseudo-) NMOS Circuit

T.-C. Huang, NCUE Fall 2011 Page 8

Transistor-Level Selectors / Multiplexers

T.-C. Huang, NCUE Fall 2011 Page 9

5. Compaction, Leakages & Speed

| | NOR Type | NAND Type |
|-----------|----------|-----------|
| CMOS | | |
| NMOS-like | | |

+ Low-area
+ Low-power
+ Low-cost
- Low-speed

T.-C. Huang, NCUE Fall 2011 Page 10

Programmable Logic Array (PLA)

T.-C. Huang, NCUE Fall 2011 Page 11

Classification of Memory Array


1. Development of Memory Industry
2. Taxonomy of Memory
3. Standardization
4. CCD
5. SRAM
6. DRAM
7. ROM
8. CAM
9. Memory Hierarchy
10. Timing Diagram
11. Factors Lowering Down a Memory System

T.-C. Huang, NCUE Fall 2011 Page 12


Classification of Memory Array

1. Development of Memory Industry
2. Taxonomy of Memory
3. Standardization
4. CCD
5. SRAM
6. DRAM
7. ROM
8. CAM
9. Memory Hierarchy
10. Timing Diagram
11. Factors Lowing Down a Memory System

Moore's Law on Transistor Counts




Moore's Law on Transistor Counts




Units of Memory

| Name | Abbreviation | Exact Number of Bytes | Approximate Number of Bytes |
|----------|--------------|-----------------------|-----------------------------|
| Byte | B | 1 | 1 |
| Kilobyte | KB | 1,024 bytes | 1 thousand |
| Megabyte | MB | 1,024 kilobytes | 1 million |
| Gigabyte | GB | 1,024 megabytes | 1 billion |
| Terabyte | TB | 1,024 gigabytes | 1 trillion |
| Petabyte | PB | 1,024 terabytes | 1 quadrillion |


Moore's Law on Memory



MOS Memory Learning Curve




Typical Storage Hierarchy





Classification

1. Random Access Memory (RAM)
 - a. R/W (RAM, Volatile)
 - b. ROM (Nonvolatile)
 - ① Mask ROM (MROM)
 - ② Programmable ROM (PROM)
 - ③ Erasable PROM (EPROM)
 - ④ Electronically EPROM (EEPROM)
 - ⑤ Flash ROM
2. Serial Access Memory (SAM)
 - a. Shift Register
 - ① Serial-In Parallel-Out (SIPO)
 - ② Parallel-In Serial-Out (PISO)
 - b. Stack (LIFO) and Queue (FIFO)
 - c. (Tape)
3. Content-Addressable Memory (CAM)


Basic CCD



Basic Static RAM (SRAM)



SRAM





- High Speed
- High Cost
- Low Density







Six-transistor full CMOS

Hold Stability during READ

- Similar to Read Stability analysis without access transistor.
- PR must provide enough leakage to compensate for leakage in NMOS pull-down and access transistors.




(butterfly curves)




PROMs and EPROMs


- Programmable ROMs
 - Build array with transistors at every site
 - Burn out fuses to disable unwanted transistors
- Electrically Programmable ROMs
 - Use floating gate to turn off unwanted transistors
 - EPROM, EEPROM, Flash



Amplification of SA




SRAM Circuitry




Basic SRAM Architecture

Row/Column Multiplexer And Buffer



A Simple Sense Amplifier (SA)




Typically, the SA must be sensitive enough to read about 10mV.

Basic SRAM Architecture

An Embedded SRAM




Standard DRAM Development





Related Techniques of DRAM

1. EDO: Extended Data Output
 - + Fast Page Mode
2. BEDO: Burst EDO (4 addr. per burst)
 - + Burst Mode: 4 Addresses per burst
3. DDR: Double Data Rate Technique
4. SDRAM: Synchronous DRAM
5. RDRAM: RAMBUS DRAM
6. VDRAM: Video RAM

Op Frequency vs. Customizability



DRAM Cylindrical Stacked Cells



Basic Standards of Timing Diagrams

Basic I/O Signals

1. CS: Chip Select
2. Adr.: Address
3. WE: Write Enable
4. OE: Output Enable
5. Di: Data-input
6. Do: Data-output
7. RAS: Row Address Strobe
8. CAS: Column Address Strobe


Basic Standards of Timing Diagrams

Approaches


1. JEDEC (Joint Electronics Device Engineering)
 2. EIAJ
 3. IEC
-
1. JEDEC Standard Timing Symbol
 2. Order notes in parentheses
 3. Causal Arrows
 4. Description

Basic Standards of Timing Diagrams

Example




Write Cycle



Factors Slowing Down Memory Sys.

Bus Contention




Ground Bounce




System Bandwidth


Address-Multiplexed Read Timing



Address-Multiplexed Write Timing




SRAM Array in CAM




- Invalid rows if not fully used
- Timing is critical since Matchlines are initially all precharged
- Write data same as SRAM operations except Tagelines start low

CAM Lookup Array




- \exists Diff: XOR=1
 \Rightarrow NMOS on
Mach_i = 0
- \forall Same: XOR=0
 \Rightarrow NMOS off
Mach_i = 1 (precharged)
- Select only one or none row

CAM Cell



- M_7, M_8, M_9, M_{10}
 \Rightarrow XOR
- Compare (q, q') with (Tagline, Tagline')
- 20% to 30% > Area of SRAM cell
- Taglines
 - Must start low
 - To avoid discharge in precharge phase

CAM Functionality




- CAM Energy Dissipation
 - Search Lines
 - Match Lines
 - Drivers


10-T CAM Cell With Separate Write/Search Lines And Low-Swing Match Line

Field-Programmable Gate Array


- Rapid Implementation
- Verify function but not timing
- Overall architecture
 - Routing Channel
 - I/O blocks
 - PLBs




FPGA Architecture




PLB Structure




PLB Structure Example



Programmable Connections




I/O Block




Flash Memory

• NOR Structure


- Write: Hot Carriers Injection
- Erase: Fowler-Nordheim Tunneling




Write and Erase



Flash Read Operation



NAND Flash




FRAM


- Ferroelectric material
- Nonvolatile
- Destructive read-out
- Need write back similar to DRAM
- Drawback: (not semiconductor memory)
 - Cost, Speed, Size
- Advantages:
 - Less power
 - high density/reliability

FRAM

- Cap: Perovskite Crystal be polarized in 2 directions
 - Logic-1: Vcc
 - Logic-0: -Vcc




Summary of Semiconductor Memories



| Memory | Prog type | Erase typ | Erase Res. | Endurance Cycle | Cell Size | Speed | Power |
|--------|-----------|-----------|------------|------------------------------------|-----------|-------|-------|
| EPROM | HCI | UV | Full Mem | 10 ² | S | Fast | High |
| EEPROM | FN | FN | Bit/Byte | 10 ⁵ - 10 ⁶ | L | Med | Med |
| Flash | HCI/FN | FN | Block | 10 ⁶ | S | Fast | Low |
| FRAM | Polarize | Polarize | Bit | 10 ¹⁰ -10 ¹² | S | Fast | Low |

Reduced Functional Memory Model




Reduction of Functional Faults

1. Stuck-At Faults
 - Cell stuck
 - Driver stuck
 - Read/write line stuck
 - Chip-select line stuck
 - Data line stuck
 - Open in data line
2. Transition Faults
 - Cell can be set to 0 but not to 1 or vice versa.
3. Coupling Faults
 - Short between data lines
 - Crosstalk between data lines
4. Neighborhood Pattern Sensitive Faults
 - Pattern sensitive interaction between cells
5. Address-decoder Faults
 - Address line stuck
 - Open in address line
 - Shorts between address lines
 - Open decoder
 - Wrong access
 - Multiple access

Reduced Functional Faults Fault Models

1. Address Decoder Faults
2. Memory Cell Faults
 1. Single Cell Faults
 - Single-Cell Stuck-At Faults (SCSF)
 - Single-Cell Transition Faults (SCTF)
 2. Dual-Cell Faults
 - Coupling Faults (CF)
 3. Multiple-Cell Faults
 - Neighbor Cell Faults
 - Single Line Faults
 - Neighbor Line Faults

Fault Levels and Assumptions



Coupling Functional Faults Coupling Relations

- Assume $w(x, y)$ denotes a write y operation to a cell containing an x .
- $\langle I/F \rangle$ denotes a fault in a single cell where I describes the sensitizing input and F describes the fault value.
- $\langle I_1, I_2, \dots, I_{n-1}; I_n/F \rangle$ denotes a fault involving n cells where I_1, I_2, \dots, I_{n-1} describes conditions on the $n-1$ cells to sensitize the fault in cell n and I_n describes the condition for the fault to be sensitized in cell n .

Coupling Functional Faults

A. J. van de Goor, 1991

- Classified by Cell Count k and Affected Position Count p .
- r : the corresponding row; c : the corresponding column
- $n = R \times C$, the total number of cells.

| k | p | | | |
|-----|--------|--------|--------|--------|
| | 1 | row | column | n |
| 1 | $k1p1$ | $k1pr$ | $k1pc$ | $k1pn$ |
| 2 | $k2p1$ | $k2pr$ | $k2pc$ | $k2pn$ |
| 1 | $kip1$ | $kipr$ | $kipc$ | $kipn$ |
| n | $knp1$ | $knpr$ | $knpc$ | $knpn$ |

Brief Introduction to Memory Test

Fault Model:

| | | | | |
|---|---|---|---|---|
| 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |

Basics: $\downarrow n0 \downarrow r0 \downarrow n1 \downarrow r1 \downarrow (n1r1n0r0)$

Detailed in the *Introduction to IC Test*.

March Test

Suk, 1981

- A march test consists of a finite sequence of march element that is a finite sequence of operations applied to every cell in memory before proceeding to the next cell.
- Notation of March Tests:

$$\uparrow(\text{operations}) \equiv \begin{array}{l} \text{for}(a=0; a < n; a++) \{ \\ \quad \text{operations} \\ \} \end{array}$$


$$\downarrow(\text{operations}) \equiv \begin{array}{l} \text{for}(a=n-1; a \geq 0; a--) \{ \\ \quad \text{operations} \\ \} \end{array}$$

March Test Suk, 1981

- Operations of March Tests:
 - $w0$: write zero to the cell,
 - $w1$: write one to the cell,
 - $r0$: read and detect whether the result is 0,
 - $r1$: read and detect whether the result is 1.
- Example: the simplest model (non-coupling SAF)
- For the non-coupling SAF, $2n$ wr -operations are needed.

Traditional RAM Test


- Zero-One:
 - Not all TF, CF are detected, $4 \times 2a$ length (a-bit address)
- Checkboard:
 - additionally detects shorts btw adjacent cells.
- GALPAT (Galloping pattern) and Walking 1/0
- Sliding Diagonal
- Butterfly




Multiple RAM Fault March Tests

- Test-US: MATS, MATS+
 - Modified Algo. Test Seq. for unlinked SAFs.
- Test-UT: Marching 1/0, MATS++
- Test-UCin: March X
- Test-UCid: March C- (C)
- Test-LCid: March A
- Test-LTin: March Y
- Test-LTCid: March B

Comparison on Fault Coverage




Memroy BIST Architecture




RAM Self-Repair

- To promote the product yield.



Schmoo Plot

- To show the parametric relations during parameter test.



Concurrent Test and Partitioning

- Partitioning is frequently used to reduce the power dissipation, time response and to provide possible concurrency for most circuits.
- Generic Memory Partitioning:

