























Page 12



Page 13

- 4. CCD
- 5. SRAM
- 6. DRAM
- 7. ROM
- 8. CAM
- 9. Memory Hierarchy
- 10. Timing Diagram
- 11. Factors Lowing Down a Memory System

T.-C. Huang, NCUE Fall 2011





lame	Abbreviation	Exact Number of Bytes	Approximate Number of Bytes
3yte	В	1	1
Clicbyte	КB	1.024 bytec	1 thousand
vlegabyte	MB	1,024 kilobytes	1 million
3igabyte	GB	1,024 meg abytes	1 billion
feralbyte	TB	1,024 gigabytes	1 trillion
Petabyte	PB	1,024 terabytea	1 quadrillion































늱

Page 31





-C. Huang, NCUE Fall 201









Related Techniques of DRAM 1. EDO: Extended Data Output + Fast Page Mode 2. BEDO: Burst EDO (4 addr. per burst) + Burst Mode: 4 Addresses per burst 3. DDR: Double Data Rate Technique 4. SDRAM: Synchronous DRAM 5. RDRAM: RAMBus DRAM 6. VDRAM: Video RAM







Basic Standards of Timing Diagrams Approaches

- 1. JEDEC (Joint Electronics Device Engineering)
- 2. EIAJ
- 3. IEC
- 1. JEDEC Standard Timing Symbol
- 2. Order notes in parentheses
- 3. Causal Arrows
- 4. Description

T.-C. Huang, NCUE Fall 2011

Page 42

7





















































Coupling Functional Faults Coupling Relations

- Assume w(x, y) denotes a write y operation to a cell containing an x. <I/F> denotes a fault in a single cell where I describes the sensitizing input and F describes the fault value.
- $\langle I_1, I_2, \dots, I_{n-1}; I_n/F \rangle$ denotes a fault involving n cells where I_1, I_2, \dots, I_n I_{n-1} describes conditions on the n-1 cells to sensitize the fault in cell n and In describes the condition for the fault to be sensitized in cell n.

T.-C. Huang, NCUE Fall 2011

Coupling Functional Faults A. J. van de Goor, 1991

- Classified by Cell Count k and Affected Position Count p.
- r: the corresponding row; c: the corresponding column
- $n = R \times C$, the total number of cells.

k	р			
	1	row	column	n
1	k1p1	k1pr	k1pc	k1pn
2	k2p1	k2pr	k2pc	k2pn
Ι	kip1	kipr	kipc	kipn
п	knp1	knpr	knpc	knpn

T.-C. Huang, NCUE Fall 2011

Page 69





Page 70

March Test Suk, 1981

Operations of March Tests:

T.-C. Huang, NCUE Fall 2011

- w0: write zero to the cell,
- *w1*: write one to the cell,
- r0: read and detect whether the result is 0,
- *r1*: read and detect whether the result is 1.
- Example: the simplest model (non-coupling SAF)

• For the non-coupling SAF, 2n wr-operations are needed.

Page 73

Traditional RAM Test • Zero-One: • Not all TF, CF are detected, 4x2a length (a-bit address) • Checkboard: • additionally detects shorts btw adjacent cells. • GALPAT (Galloping pattern) and Walking 1/0 • Sliding Diagonal • Butterfly











Concurrent Test and Partitioning

- Partitioning is frequently used to reduce the power dissipation, time response and to provide possible concurrency for most circuits.
- Generic Memory Partitioning:

