



VLSI Design

Tsung-Chu Huang

Department of Electronic Engineering
National Changhua University of Education
Email: tch@cc.ncue.edu.tw

2011/12/05

T.-C. Huang, NCUE Fall 2011 Page 1

Clocking Strategies

1. Clocked System
2. Latch and Registers
3. System Timing (Constraint)
4. Single-Phase Memory
5. Phase Locked Loop Clock Techniques
6. Metastability and Synchronization Failure
7. Single-Phase Logic Structure
8. Two-Phase Clocking
9. Two-Phase Memory Structure
10. Two-Phase Logic Structures
11. Four-Phase Clocking
12. Four-Phase Memory Structures
13. Four-Phase Logic Structures
14. Clock Distribution

T.-C. Huang, NCUE Fall 2011 Page 2

Clocking Strategies

Clocked System

Considerations:


- Independent Clock Count
- Clock phase count for each independent clock
- Clock domains
- Synchronous or Asynchronous
- Clock-Generator: Jitter
- Distance route → Skew → PLL, H-tree, reverse ..
- Toggle rate, data rate, DDR
- Transparency problems
- Meta-stability
- Gating
- Latch, FF, Register
- Static or Dynamic
- What else ...

T.-C. Huang, NCUE Fall 2011 Page 3


Latch

Function

1. Level-Enabled (E, EN, Enable, Clk)
2. Function: $Q=D$ if $E=1$
No Change if $E=0$




High-Level Enabled



Low-Level Enabled

T.-C. Huang, NCUE Fall 2011 Page 4


RS Latch




T.-C. Huang, NCUE Fall 2011 Page 5

D Latch


Static:



Weak-Static:



Dynamic:




T.-C. Huang, NCUE Fall 2011 Page 6

Flip-Flops


Function

1. Edge-Triggered
2. Usually consisted of a low- and a high latches




Flip-Flops

A small-area static positive-edge D Flip-flop ($V_{dd} > 2V_t$)



4-Phase FF



Comparison of some DFF's

	○	1	1			
	○	1	1			○
	○	1	C			○
	○	1	2			○
	○	1	2	○	○	
		dynamic	#clock	#phase	local contention	Vt degrading


Synchronous v.s. Asynchronous Control

Settable, Resettable, etc.


Synchronous

Asynchronous

Structural



With Clk in the path to Q





No Clk in the path to Q

Behavioral


always @(posedge Clk)
if (Control) Controlled_state;
else Clocked_circuit;

always @(posedge Clk or posedge Control)
if (Control) Controlled_state;
else Clocked_circuit;

Transparent Output




Flip-Flops without Transparency




Clocking Strategies

Huffman Model for a Finite State Machine




Clocking Strategies

Basic Loop Timing Constraints



Clocking Strategies


Timing Constraints Considering Jitter & Skew



Clock Buffering

Clock Tree with a branch
Degree of 3 or 4 (~ 2.718)
without consideration of route


A single large buffer:



H-Tree




Contra-data Direction Clock




Generally, $T < nt_{RC} + t_{SK} + t_{DC} + t_{CQ} + t_{PG}$

Phase Lock Loop (PLL)




1. Skew Reduction; Synchronization
2. Frequency Multiplier
3. Data Recovery

A Typical VCO




VCDL



Voltage Control Delay Line




PLL Clock Generator



PLLs Applied to Different Domains




Metastability & Synchronization Failure




Skew-Tolerant Design

1. Reverse Order of Clocking for only scan
2. Skew-Tolerant Dynamic Circuit
3. Skew-Tolerant Domino
4. Clock Domain Ranging


Single-Clock Complementary Phase



Single-Clock Complementary Phase




Single-Clock Double Edge




1. Can slack the master clock only.
2. $\frac{1}{f} = T_L + T_H; \min(T_L, T_H) > t_{QD} + t_{DC} + t_{JT} + t_{sk}$

Single-Clock Complementary Phase Latch System



Single-Clock 2 Phase




N-Phase Clock Notations


For convenience, a cycle is divided into N divisions.

$$0 \cdots (N-1) \text{ or } 1 \cdots N$$


Φ_i denotes that it has a high level only in the i th division.




Johnson Counter




Multiple Phase Clock Generator




Clock Domain Programming



Clock Domain Interface



Clock Gating Problem



Discussed in advanced topic and should be careful!

A Simple Clock Gating Condition

1. Single Clock, Single Phase, Positive-Edge Trigger for Ungated and Gated Circuits
2. Gating Signal can be synchronized at negative edges and generated from the complementary clock domain.
3. Assume Clock Gating delay: t_{CG}

$$\frac{1}{f} = T > t_{CG} + t_{QP} + t_{DC} + t_{JT} + t_{SK} + 2t_{CG}$$