




VLSI Design

Tsung-Chu Huang

Department of Electronic Engineering
National Changhua University of Education
Email: tch@cc.ncue.edu.tw

2011/09/26

1



Notes

Before Class

- Question and Answer in English
 - ✓ Ask a question in English about last lesson.
- 10-minute Quiz
 - ✓ Answer a 10-minute quiz
 - ✓ Evaluate and correct by each other
 - ✓ Try to answer in English

3

MOS Transistor Theory

Basic Semiconductor Devices in MOS Process

- Resistance
 - ✓ Metal, Silicide, Poly, Diffusion, Well, Chanel
- Coil Inductor
 - ✓ Spiral Metal
- Plate Capacitor
 - ✓ Metal Poly, Poly-Poly, Poly-Substrate, Chanel
- MOS Transistor
 - ✓ V-I Characteristics/Modeling
 - ✓ Pass Transistor Operation
 - ✓ Chanel Resistance
 - ✓ Gate Capacitance
 - ✓ Transistor Diode
 - ✓ Pass Transistor and Switch

4


MOS Transistor Theory

Usual Semiconductor Elements in MOS Process

- Wire Resistance
 - ✓ Metal, Silicide, Poly, Diffusion, Well, Chanel
- Coil Inductor
 - ✓ Spiral Metal
- Plate Capacitor
 - ✓ Metal Poly, Poly-Poly, Poly-Substrate, Chanel
- MOS Transistor
 - ✓ V-I Characteristics/Modeling
 - ✓ Pass Transistor Operation
 - ✓ Chanel Resistance
 - ✓ Gate Capacitance
 - ✓ Transistor Diode
 - ✓ Pass Transistor and Switch

5


Sheet Resistance

$$R = \frac{\rho}{t} \frac{L}{W} = R_s \frac{L}{W} \quad (\Omega)$$


e.g., Polysilicon resistor, diffusion resistor

Wire Sheet Resistance

- Approximate Orders in about 2000's Technologies:



- Resolution: Polysilicon → about 1% error
 - ✓ Polysilicon is usually the best wire sheet resistor for accurate resistance.
- Heat Radiation: In a 5-face adiabatic model, $H \propto A = WL$

7

MOS Transistor Theory

Basic Semiconductor Devices in MOS Process

- Resistance
 - ✓ Metal, Silicide, Poly, Diffusion, Well, Chanel
- Coil Inductor
 - ✓ Spiral Metal
- Plate Capacitor
 - ✓ Metal Poly, Poly-Poly, Poly-Substrate, Chanel
- MOS Transistor
 - ✓ V-I Characteristics/Modeling
 - ✓ Pass Transistor Operation
 - ✓ Chanel Resistance
 - ✓ Gate Capacitance
 - ✓ Transistor Diode
 - ✓ Pass Transistor and Switch


8

Coil Inductor

- Cylindrical air-core coil:
 - N : # turns
 - A : Area
 - l : length

$$L = \frac{\mu k N^2 A}{l} \text{ (Henries, H)}$$

- Flat Spiral Inductor:



9

MOS Transistor Theory

Basic Semiconductor Devices in MOS Process

- Resistance
 - ✓ Metal, Silicide, Poly, Diffusion, Well, Chanel
- Coil Inductor
 - ✓ Spiral Metal
- Plate Capacitor
 - ✓ Metal Poly, Poly-Poly, Poly-Substrate, Chanel
- MOS Transistor
 - ✓ V-I Characteristics/Modeling
 - ✓ Pass Transistor Operation
 - ✓ Chanel Resistance
 - ✓ Gate Capacitance
 - ✓ Transistor Diode
 - ✓ Pass Transistor and Switch

10

Plate Capacitance




$$C = C_1 + C_2$$

$$C = \frac{1}{\frac{1}{C_1} + \frac{1}{C_2}}$$

11

First Order Time Constant




Charging Energy: $\frac{1}{2} CV^2$

Nothing to do with R!

12

Transmission Line Effect



$$C \frac{dV_j}{dt} = (I_{j-1} - I_j) = \frac{V_{j-1} - V_j}{R} - \frac{V_j - V_{j+1}}{R}$$

$$rc \frac{\partial V}{\partial t} = \frac{\partial^2 V}{\partial x^2}, \text{ where } r = \frac{\partial R}{\partial x} \text{ and } c = \frac{\partial C}{\partial x}$$

It's a wave function,
and the propagation time for step response:


$$t_x = kx^2$$

13

Transmission Line Effect

Approximate propagation time: $t_n = \frac{RCn(n+1)}{2}$

One solution to reduce the propagation time:
Adding buffers:



14


MOS Transistor Theory

Basic Semiconductor Devices in MOS Process

- Resistance
 - ✓ Metal, Silicide, Poly, Diffusion, Well, Chanel
- Coil Inductor
 - ✓ Spiral Metal
- Plate Capacitor
 - ✓ Metal Poly, Poly-Poly, Poly-Substrate, Chanel
- MOS Transistor
 - ✓ V-I Characteristics/Modeling
 - ✓ Pass Transistor Operation
 - ✓ Chanel Resistance
 - ✓ Gate Capacitance
 - ✓ Transistor Diode
 - ✓ Pass Transistor and Switch


15

An n-Type MOS Transistor



16

Characteristics Surface of an NMOSFET, by T.C. Huang



17

✓ RTL Level and Models as Heuristics

- Transition count model,
- \$I_{max}\$,
- Charge model as Thermal model, etc.

✓ Logic Level and Speedup Model

- Switching model,
- RC Model
- Elmore Model

✓ Manual Model

- First-order equations
- Lambda Rules for Voltage Scaling



✓ SPICE Model

- Level 1 (simple dc)
- Level 2 (modified)
- Level 3 (+ Empirical short-channel)
- Level 4 (BSIM)

✓ Physics and Electronics Levels

- Physics and Electronics Theories, MOS Model, BJT Model, p model



18



Pass Transistor as Switch

1. Good p/n switch for 1/0 but bad for 0/1
2. CMOS Transmission gate – another compensated structure







3. Pass Transistor Logic (PTL)
 1. $V_{DD} \gg \text{stages} * V_{th}$
 2. Pulled-up or down




Useful Regressions

- Linear Regression ($\alpha=1$)
 - ✓ First-Order Equation
$$g_m = k(v_{gs} - v_t)$$
- Second-Order Regression ($\alpha=2$)
 - ✓ Parabolic Regression
$$i_{ds} = k(v_{gs} - v_t)^2$$
- Hyperbolic Regression ($\alpha=-1$)

$$R_s(v_{gs} - v_t) = k$$
- Alpha-Power Model (α)
 - slope = α
 - $y - y_o = (x - x_{g_t})^\alpha$



MOS Capacitance




Approximate Intrinsic MOS Gate C_g

$C_g =$


Region	Cut-off	Linear	Saturated
Portion			
C_{gb}	$\frac{\epsilon A}{t_{ox}}$	0	0
C_{gs}	0	$\frac{\epsilon A}{2t_{ox}}$	$\frac{2\epsilon A}{3t_{ox}}$
C_{gd}	0	$\frac{\epsilon A}{2t_{ox}}$	0

32

Ideal IDS Model considering Subthreshold



SPICE Modeling



Transistor Power/Timing Models Summary

- **Switch Models**
 - ✓ Ideal Switch: Functional simulation without timing
 - ✓ Resistive Switch: Static power evaluation
 - ✓ Capacitive Switch: Dynamic power evaluation
 - ✓ RC Switch: Basic power and timing evaluation
 - **Transistor Structure Model**
 - ✓ El More Model: loop RC additive.
 - ✓ Rabaey Model: Logical and branch efforts
 - **IDS Models**
 - ✓ Shockley First-Order Equation: accurate manual derivation
 - ✓ Sub-threshold Models
 - **SPICE Models**
 - ✓ Complicate Simulation
- 35

Transistor Network Relay Logics

- **Stack Effect**
 - ✓ Parallel Switch: $S_{on} = A_{on} + B_{on}$, $R_s = R_A // R_B$
 - ✓ Serial Switch: $S_{on} = A_{on} \cdot B_{on}$, $R_s = R_A + R_B$
 - ✓ Parallel Capacitors: $C = C_A + C_B$
- **Body Effect**
 - ✓ is the threshold voltage changing of source-bulk voltage due to transistor connection in series.

$$V_{t2} \approx V_{t2} + 0.6\sqrt{V_{D1}}$$

