

Introduction to VLSI Design Logic Arrays



Tsung-Chu Huang
Electronics Eng., NCUE
2016/5/10



Arrays


- Addressability
 - Addressable & Non-address
- Cell Unit
 - Components (Test Key)
 - Transistor switch (Weinberger, SOG, PLA)
 - Logic gates (Random Access Scan)
 - PLA, LUT, CLE, CLB (FPGA)
 - Storage Cell (Memory)
- Architecture
 - Centralized, Distributed
 - Discrete, Assembled, Embedded

2

T.-C. HUANG, NCUE



Non-Addressable Arrays




3

T.-C. HUANG, NCUE



Addressable Arrays




4

T.-C. HUANG, NCUE



Function of n-to-N Address Decoders

Binary Code,
Gray-Codes,
or other codes




1-Hot Codes
in Binary Order,
Gray-Coded Order,
or other orders

5

T.-C. HUANG, NCUE



Gate-Level Design of Address Decoders




➢ The NAND can be substituted by NOR gates

➢ The gates can be CMOS cells in cell-based design, or diffusion stripes in transistor-level design.

6

T.-C. HUANG, NCUE

Pseudo-NMOS Transistor-Level Single-Diffusion Design of Address Decoders



7

T.-C. HUANG, NCU


Evolution of implementation technologies

- 50's: Logic gates
- 60's: Regular structures for two-level logic
 - muxes and decoders, PLAs
- 70's: Programmable sum-of-products arrays
 - PLDs, complex PLDs → PAL, GAL, SPLD
- 80's: Programmable gate arrays
 - densities high enough to permit entirely new class of application, e.g., prototyping, emulation, acceleration: FPGA ← → PLD
- 90's: Field Programmable Logic Arrays
 - FPGA ~ CPLD

8

T.-C. HUANG, NCU

Digital Logic




9

T.-C. HUANG, NCU

PLAs

- A Programmable Logic Array performs any function in sum-of-products form.
- Literals: inputs & complements
- Products / Minterms: AND of literals
- Outputs: OR of Minterms

- Example: Full Adder
- $$s = a\bar{b}\bar{c} + \bar{a}b\bar{c} + \bar{a}\bar{b}c + abc$$
- $$c_{out} = ab + bc + ac$$




10

T.-C. HUANG, NCU

NOR-NOR PLAs


- ANDs and ORs are not very efficient in CMOS
- Dynamic or Pseudo-nMOS NORs are very efficient
- Use DeMorgan's Law to convert to all NORs



11

T.-C. HUANG, NCU

PLA Schematic & Layout



12

T.-C. HUANG, NCU

PLAs vs. ROMs


- The OR plane of the PLA is like the ROM array
- The AND plane of the PLA is like the ROM decoder
- PLAs are more flexible than ROMs
 - No need to have 2^n rows for n inputs
 - Only generate the minterms that are needed
 - Take advantage of logic simplification

13

T.-C. HUANG, NCU

Programmable Logic Devices PLDs


- Different Types
- SUM of PRODUCTS
- Prefabricated
- Programmable Links
- Reconfigurable



14

T.-C. HUANG, NCU


PAL → GAL → CPLD



15

T.-C. HUANG, NCU

Configuring an FPGA



- Millions of SRAM cells holding LUTs and Interconnect Routing
- Volatile Memory. Loses configuration when board power is turned off.
- Keep Bit Pattern describing the SRAM cells in non-Volatile Memory e.g. ROM or Digital Camera card
- Configuration takes ~ secs

16

T.-C. HUANG, NCU

Layout EDA in General


- Technology
 1. PCB
 1. TTL 74XXX
 2. Discrete Components
 2. VLSI
 1. Full-Custom
 2. Cell-Based
 3. FPGA
 1. Embedded Processor
 2. Embedded Memory
 3. Embedded ASIC
 4. CLB
 1. Slices
 1. LUT (Lookup Table)
- Flow
 1. Floor-plan
 2. Partition
 1. Modularization
 3. Placement
 1. Technology mapping
 2. Clustering
 3. Placement
 4. Routing
 1. Channel Routing
 2. Global Routing

17

T.-C. HUANG, NCU

Technology Mapping

- Mapping generic Boolean functions to a set of specific logic cells.



18

T.-C. HUANG, NCU



Gate Array Technology (IBM - 1970s)

- Simple logic gates
 - combine transistors to implement combinational and sequential logic
- Interconnect
 - wires to connect inputs and outputs to logic blocks
- I/O blocks
 - special blocks at periphery for external connections
- Add wires to make connections
 - done when chip is fabbed
 - ✓ "mask-programmable"
 - construct any circuit

19

T.-C. HUANG, NCUE



Field-Programmable Gate Arrays

- Logic blocks
 - to implement combinational and sequential logic
- Interconnect
 - wires to connect inputs and outputs to logic blocks
- I/O blocks
 - special logic blocks at periphery of device for external connections
- Key questions:
 - how to make logic blocks programmable?
 - how to connect the wires?
 - after the chip has been fabbed

20

T.-C. HUANG, NCUE



Enabling Technology

- Cheap/fast fuse connections
 - small area (can fit lots of them)
 - low resistance wires (fast even if in multiple segments)
 - very high resistance when not connected
 - small capacitance (wires can be longer)
- Pass transistors (switches)
 - used to connect wires
 - bi-directional
- Multiplexors
 - used to connect one of a set of possible sources to input
 - can be used to implement logic functions

T.-C. HUANG, NCUE



Programming Technologies

- Fuse and anti-fuse
 - fuse makes or breaks link between two wires
 - typical connections are 50-300 ohm
 - one-time programmable
- Flash
 - High density
 - Process issues
- RAM-based
 - memory bit controls a switch that connects/disconnects two wires
 - typical connections are .5K-1K ohm
 - can be programmed and re-programmed

T.-C. HUANG, NCUE



Tradeoffs in FPGAs

- Logic block - how are functions implemented: fixed functions (manipulate inputs) or programmable?
 - support complex functions, need fewer blocks, but they are bigger so less of them on chip
 - support simple functions, need more blocks, but they are smaller so more of them on chip
- Interconnect
 - how are logic blocks arranged?
 - how many wires will be needed between them?
 - are wires evenly distributed across chip?

T.-C. HUANG, NCUE



Xilinx Programmable Gate Arrays

- CLB - Configurable Logic Block
 - 5-input, 1 output function
 - or 2 4-input, 1 output functions
 - optional register on outputs
- Built-in fast carry logic
- Can be used as memory
- Three types of routing
 - direct
 - general-purpose
 - long lines of various lengths
- RAM-programmable
 - can be reconfigured

24

T.-C. HUANG, NCUE

Overview of Virtex-E Architecture




Figure 1: Virtex-E Architecture Overview

25

T.-C. HUANG, NCU

The Virtex CLB




Figure 4: 2-Slice Virtex-E CLB

26

T.-C. HUANG, NCU

Details of One Virtex Slice




Figure 5: Detailed View of Virtex-E Slice

27

T.-C. HUANG, NCU

Implements any TWO 4-input Functions




Figure 5: Detailed View of Virtex-E Slice

28

T.-C. HUANG, NCU

Implements any 5-input Function




Figure 5: Detailed View of Virtex-E Slice

29

T.-C. HUANG, NCU

Implement Some Larger Functions




Figure 5: Detailed View of Virtex-E Slice

30

T.-C. HUANG, NCU

Two Slices: Any 6-input Function




Figure 5: Detailed View of Virtex-E Slice

31

T.-C. HUANG, NCU

2 Slices: Implement larger functions




Figure 5: Detailed View of Virtex-E Slice

32

T.-C. HUANG, NCU

Fast Carry Chain: Add 2 bits per slice




Figure 5: Detailed View of Virtex-E Slice

33

T.-C. HUANG, NCU

LUTs as Distributed RAM/ROM




Figure 5: Detailed View of Virtex-E Slice

34

T.-C. HUANG, NCU

LUTs used as memory




Figure 5: Detailed View of Virtex-E Slice

35

T.-C. HUANG, NCU

Block RAM




Figure 6: Dual-Port Block SelectRAM

36

T.-C. HUANG, NCU

IO Blocks




Figure 15: Simplified Block Diagram of XC4000L IOB

37

T.-C. HUANG, NCUE

Virtex Routing




Figure 7: Virtex-E Local Routing

38

T.-C. HUANG, NCUE

Virtex Routing



39

T.-C. HUANG, NCUE

Non-Local Routing

- Hex wires
 - Extend 6 CLBs in one direction
 - Connections at 3 and 6 CLBs
 - ✓ "Express busses"
 - ✓ Take advantage of many metal layers
- Long wires
 - Extend the length/height of the chip
- Global signals
 - e.g. clk, reset
- Tri-state busses
 - Extend across the chip
 - Use for datapath bit-slice

40

T.-C. HUANG, NCUE

Using the DLL to De-Skew the Clock




Figure 28: DLL De-skew of Board Level Clock

41

T.-C. HUANG, NCUE

Virtex IOB




Figure 2: Virtex-E Input/Output Block (IOB)

42

T.-C. HUANG, NCUE



Computer-aided Design

- Can't design FPGAs by hand
 - way too much logic to manage, hard to make changes
- Hardware description languages
 - specify functionality of logic at a high level
- Validation - high-level simulation to catch specification errors
 - verify pin-outs and connections to other system components
 - low-level to verify mapping and check performance
- Logic synthesis
 - process of compiling HDL program into logic gates and flip-flops

43

T.-C. HUANG, NCU



CAD Tool Path (cont'd)

- Placement and routing
 - assign logic blocks to functions
 - make wiring connections
- Timing analysis - verify paths
 - determine delays as routed
 - look at critical paths and ways to improve
- Partitioning and constraining
 - if design does not fit or is unroutable as placed split into multiple chips
 - if design it too slow prioritize critical paths, fix placement of cells, etc.
 - few tools to help with these tasks exist today
- Generate programming files - bits to be loaded

44

T.-C. HUANG, NCU



Xilinx CAD Tools


- Verilog/VHDL used to specify logic at Hi-level
 - combine with schematics, library components
- Synplicity
 - compiles Verilog to logic
 - maps logic to the FPGA cells
 - optimizes logic
- Xilinx APR - automatic place and route (simulated annealing)
 - provides controllability through constraints
 - handles global signals
- Xilinx Xdelay
 - measure delay properties of mapping and aid
- Xilinx XACT
 - design editor to view final mapping results

45

T.-C. HUANG, NCU



FPGA Design Flow



46

T.-C. HUANG, NCU



Applications of FPGAs

- Implementation of random logic
 - easier changes at system-level (one device is modified)
 - can eliminate need for full-custom chips
- Prototyping
 - ensemble of gate arrays used to emulate a circuit to be manufactured
 - get more/better/faster debugging done than possible with simulation
- Reconfigurable hardware
 - one hardware block used to implement more than one function
 - functions must be mutually-exclusive in time
 - can greatly reduce cost while enhancing flexibility
 - RAM-based only option
- Special-purpose computation engines
 - hardware dedicated to solving one problem (or class of problems)
 - accelerators attached to general-purpose computers

47

T.-C. HUANG, NCU