

VLSI Design

Tsung-Chu Huang

Department of Electronic Engineering
National Changhua University of Education
Email: tch@cc.ncue.edu.tw

2016/05/03

Clocking Strategies

1. Clocked System
2. Latch and Registers
3. System Timing (Constraint)
4. Single-Phase Memory
5. Phase Locked Loop Clock Techniques
6. Metastability and Synchronization Failure
7. Single-Phase Logic Structure
8. Two-Phase Clocking
9. Two-Phase Memory Structure
10. Two-Phase Logic Structures
11. Four-Phase Clocking
12. Four-Phase Memory Structures
13. Four-Phase Logic Structures
14. Clock Distribution

Clocking Strategies

Clocked System

Considerations:


- Independent Clock Count
- Clock phase count for each independent clock
- Clock domains
- Synchronous or Asynchronous
- Clock-Generator: Jitter
- Distance route → Skew → PLL, H-tree, reverse ..
- Toggle rate, data rate, DDR
- Transparency problems
- Meta-stability
- Gating
- Latch, FF, Register
- Static or Dynamic

What else ...


Latch

Function

1. Level-Enabled (E, EN, Enable, Clk)
2. Function: $Q=D$ if $E=1$
No Change if $E=0$




High-Level Enabled





Low-Level Enabled

RS Latch




D Latch



Static:



Weak-Static:




Dynamic:



Flip-Flops


Function

1. Edge-Triggered
2. Usually consisted of a low- and a high latches




Flip-Flops

A small-area static positive-edge D Flip-flop ($V_{dd} > 2V_t$)



4-Phase FF



Comparison of some DFF's

	○	1	1				
	○	1	1			○	
	○	1	C			○	
	○	1	2			○	
	○	1	2	○	○		

○ dynamic static
 ○ #clock
 ○ #phase
 ○ local load
 ○ contention
 ○ Vt degrading



Synchronous v.s. Asynchronous Control

Settable, Resettable, etc.

Synchronous

Asynchronous

Structural




Behavioral


always @(posedge Clk)
if(Control) Controlled_state;
else Clocked_circuit;

always @(posedge Clk or posedge Control)
if(Control) Controlled_state;
else Clocked_circuit;

Transparent Output




Flip-Flops without Transparency



Fully self-constrained!


Clocking Strategies

Huffman Model for a Finite State Machine




Clocking Strategies

Basic Loop Timing Constraints




Clocking Strategies

Timing Constraints Considering Jitter & Skew




Clocking Strategies

Hold-time Violations



Clocking Strategies


Hold-Time Rule & Set-Time Rule




Clock Buffering

Clock Tree with a branch
Degree of 3 or 4 (~ 2.718)
without consideration of route


A single large buffer:



H-Tree




Contra-data Direction Clock




Generally, $T < n t_{RC} + t_{sk} + t_{DC} + t_{CQ} + t_{pg}$

Phase Lock Loop (PLL)




1. Skew Reduction; Synchronization
2. Frequency Multiplier
3. Data Recovery


A Typical VCO





VCDL Voltage Control Delay Line




PLL Clock Generator



PLLs Applied to Different Domains




Metastability & Synchronization Failure




Skew-Tolerant Design

1. Reverse Order of Clocking for only scan
2. Skew-Tolerant Dynamic Circuit
3. Skew-Tolerant Domino
4. Clock Domain Ranging


Single-Clock Complementary Phase



Single-Clock Complementary Phase




Single-Clock Double Edge



1. Can slack the master clock only.


2. $\frac{1}{f} = T_L + T_H; \min(T_L, T_H) > t_{CQ} + t_{QD} + t_{DC} + t_{R} + t_{SK}$

Single-Clock Complementary Phase Latch System



Data Transparency!

Single-Clock 2 Phase




N-Phase Clock Notations


For convenience, a cycle is divided into N divisions.

$0 \dots (N-1)$ or $1 \dots N$


Φ_i denotes that it has a high level only in the i th division.




Johnson Counter




Multiple Phase Clock Generator




Clock Domain Programming



Clock Domain Interface



Clock Gating Problem




Discussed in advanced topic and should be careful!

Design Guide for Clock Gating

- ◆ Traditional Rules
 - ✓ Avoid from tri-state buffer and clock gating
- ◆ Later Moderate Rules
 1. Prevent from inverting polarity, i.e., use non-inversion gating.
 2. Control values should be glitch-free during high (low)-level clock pulse for positive (negative)-edge triggered flipflops.
 3. The control logic can have glitches/hazards only when the clock level can control them.
 4. Usually, the control logic is triggered by negative (positive) edge of the same clock for gating positive (negative)-triggered flipflops.
 5. Prevent from using tri-state gating along the clock paths.

Clock-Gating Cells for Synthesis



Label	Signal	0	1	Rule
C	Regular Clock	↓	↑	$I = C \oplus K$
I	Inversion-Type	Non-inverted	Inverted	
K	Gated Clock	↓	↑	$L = \sim C$
L	Latch Type	Low-level	High-level	$G = E$
G	Gate Type	OR	AND	
E	Enable/Disable	Disable	Enable	

DFF2REG Design

- ◆ Comparison
 - ✓ DFF changes by all triggering clock events.
 - ✓ REG changes by its enabling commands only.
- ◆ Implementation
 - ✓ Multiplexed Control: + Level-Enable. - Area Overhead
 - ✓ Gated Clock: + Multiplexer Saving. - Skew Issue

(1) Level-Enable Distribution (2) Gated-Clock Distribution

