



Deductive Fault Simulation

1. Fault List at wire i : the set of all faults that cause the values of i in N and N_i to be different at the current simulated time.
2. Memory for a G -wire circuit with F faults: $G(F+1) \sim O(G^2)$.
3. For a gate Z with controlling value c and inversion i :


4. A simple example of Fault-List Propagation:




Example of TPG-FS-FD (1) SAF List




Example of TPG-FS-FD (2) SGSAF List




Example of TPG-FS-FD (3) Random Test




Example of TPG-FS-FD (4) RT-FS




Ex. of TPG-FS-FD (5) Fault Coverage




Example of TPG-FS-FD (6) TPG



Example of TPG-FS-FD (7) TG-FS




Ex. of TPG-FS-FD (8) Fault Coverage




TS2 = {(ABC, FG)} = {(101,01), (110,00), (111,10)}
FC(TS2) = 16/20 = 80%

Example of TPG-FS-FD (9) Redundant




Redundant Circuit → Redundant Faults
→ Undetectable Faults

Ex. of TPG-FS-FD (10) Test Coverage



TS1 = {(ABC, FG)} = {(101,01), (110,00)}
FC(TS1) = 14/20 = 70%
TC(TS1) = 14/16 = 87.5%
TS2 = {(ABC, FG)} = {(101,01), (110,00), (111,10)}
FC(TS2) = 16/20 = 80%
TC(TS2) = 16/16 = 100%

Test Generation: Random vs. Deterministic



Linear Logic Circuit

- A linear (logic) circuit preserved the principle of superposition and is constructed from:

- Delay Flipflops

$$x \rightarrow \boxed{D} \rightarrow y = Dx$$

- Modulo-2 Adder

$$x \oplus y = x+y$$


- Modulo-2 Scalar Multiplier

$$x \otimes c = cx$$


Linear Feedback Shift Register, LFSR

- An LFSR can be mapped into a feedback linear circuit with DFFs & XORs in a modulo-2 domain.
- Canonical Forms:

Type I (Direct Form, External Form):



Type II (Indirect Form, Internal Form):




Example



Generating Function
 1100101110

$S_1 =$	1	0	0
$S_2 =$	0	1	0
$S_3 =$	1	0	1
$S_4 =$	1	1	0
$S_5 =$	1	1	1
$S_6 =$	0	1	1
$S_7 =$	0	0	1
$S_8 =$	1	0	0

Examples of Primitive Polynomials




$P^*(x) = x^3 + x^2 + 1$


$x^2 + x + 1$
 $x^3 + x^2 + x + 1$
 $x^4 + x^3 + x^2 + x + 1$
 $x^5 + x^4 + x^3 + x^2 + x + 1$
 $x^6 + x^5 + x^4 + x^3 + x^2 + x + 1$

Note that $P^*(x)$ must not be primitive even if $P(x)$ primitive.


LFSR with the All-Zero Pattern




Approx. of Specific Distribution




Signature Analyzer (SA)




Test Generation for Fanout-Free Tree




Decision Process in Justification




Decision Process in Justification



Backtracking in Decision Tree




Possible Backtracking in Fanout



Usual Causes to Untestability in SSF Model

- Combinational Circuits:
 - Reconvergent Fanout and Self-masking
 - Redundant Circuits
- Sequential Circuits:
 - Uncontrollable at PPI (Pseudo Primary Input)
 - Unobservable at PPO (Pseudo Primary Output)




Ad Hoc for Testability Techniques

頭痛醫頭，腳痛醫腳


- Test Points
- Initialization (Reset)
- Monostable Multivibrators (1-shots)
- Oscillators and Clocks
- Counters/Shift Registers
- Partitioning Large Circuits
- Logical Redundancy
- Breaking Global Feedback Paths

Employing Test Points




Huffman Model for a Typical Scan Circuit

Single Clock, Synchronous, DFF-based



Basic Scan Cells

MDFF, Multiplexed D-Flipflop



Scan Cell Insertion in HDL

```


module scan_cell (TEST, Clk, Di, Do, Si, So);
...
max (TEST, Di, Si, Mo);
DFF (Clk, Mo, Do);
assign So=Do;
endmodule

module ckt(Clk, input, output);
...
leftmodule (Clk, D2, ...);
DFF D2(Clk, D1, Q2);
rightmodules (Clk, Q2, ...);
...
assign So=Son;
endmodule
    
```

Test Synthesis

Boundary Scan

Basic Concept




Boundary Scan

Background


- Joint Test Action Group (JTAG) Boundary Scan Standard, 1988
- IEEE P1149.1 Testability Bus Standard (Proposal), 1989
- Basic Structure:
 - TAP (Test Access Port) Controller
 - Registers: IR (Instruction Register) and BR (Bypass Register)
 - Extra Pins:
 - TMS (Test Mode Signal)
 - TCK (Test Clock)
 - TDI (Test Data Input)
 - TDO (Test Data Output)

Boundary Scan


Chip Architecture for BS1149.1




Path-Oriented Scan Cell Design



Conditional Activation




A Basic Boundary Scan Cell




- Can update PIs (capture POs) simultaneously for detecting delay response.
- Can be used both as input and output boundary scan cells.

Basic Test Access Controller


A Synchronous Finite State Machine with 2X8 States




State Diagram of TAPC



Basic SRAM Architecture




Reduced Functional Memory Model



Reduction of Functional Faults

1. Stuck-At Faults
 - Cell stuck
 - Driver stuck
 - Read/write line stuck
 - Chip-select line stuck
 - Data line stuck
 - Open in data line
2. Transition Faults
 - Cell can be set to 0 but not to 1 or vice versa.
3. Coupling Faults
 - Short between data lines
 - Crosstalk between data lines
4. Neighborhood Pattern Sensitive Faults
 - Pattern sensitive interaction between cells
5. Address-decoder Faults
 - Address line stuck
 - Open in address line
 - Shorts between address lines
 - Open decoder
 - Wrong access
 - Multiple access

Fault Levels and Assumptions



Brief Introduction to Memory Test

Fault Model:

0	0	1	1	0
1	0	1	0	1
0	1	0	0	0
0	0	1	1	0
0	1	0	0	0

Basics: $w_0 w_1 r_0 r_1 w_2 w_3 r_2 r_1 (w_1 r_1 w_0 r_0)$

Detailed in the *Introduction to IC Test*.

March Test

Suk, 1981

- A march test consists of a finite sequence of march element that is a finite sequence of operations applied to every cell in memory before proceeding to the next cell.
- Notation of March Tests:

$$\begin{aligned} \uparrow \text{operations} &= \{ \text{for } (a = 0, a = n, a + 1) \} \\ &\quad \text{operations} \\ \downarrow \text{operations} &= \{ \text{for } (a = n - 1, a = 0, a - 1) \} \\ &\quad \text{operations} \end{aligned}$$

March Test

Suk, 1981

- Operations of March Tests:
 - w_0 : write zero to the cell,
 - w_1 : write one to the cell,
 - r_0 : read and detect whether the result is 0,
 - r_1 : read and detect whether the result is 1.
- Example: the simplest model (non-coupling SAF)
- For the non-coupling SAF, $2n$ w -operations are needed.


Traditional RAM Test

- Zero-One:
 - Not all TF, CF are detected, $4 \times 2a$ length (a -bit address)
- Checkboard:
 - additionally detects shorts btw adjacent cells.
- GALPAT (Gallop pattern) and Walking 1/0
- Sliding Diagonal
- Butterfly



RAM Self-Repair

- To promote the product yield.



Schmoo Plot

- To show the parametric relations during parameter test.

