

# VLSI Design


# Tsung-Chu Huang

Department of Electronic Engineering  
National Changhua University of Education  
Email: tch@cc.ncue.edu.tw

2016/03/29

T.-C. Huang, NCUE Spring 2016

Page 1



T.-C. Huang, NCUE Spring 2016

Page 2

# Transistor-Level Structure

## Outline

1. CMOS Logic Gate Design
  2. Standard Cell Layout & Channel Routing
  3. Gate Array Layout
  4. Sea of Gates
  5. CMOS Layout Guideline
  6. Transmission Gate Layout
  7. MUX Layout
  8. Pass-Transistor Logic

T.-C. Huang, NCUE Spring 2016

Page 3

# Transistor-Level Structure

## Outline

1. CMOS Logic Gate Design
  2. Standard Cell Layout & Channel Routing
  3. Gate Array Layout
  4. Sea of Gates
  5. CMOS Layout Guideline
  6. Transmission Gate Layout
  7. MUX Layout
  8. Pass-Transistor Logic

T.-C. Huang, NCUE Spring 2016


Page 4

## Rapid Prototyping

1. Prototyping:  $Q \ll Q_{\text{product}}$  for test, debug, verification.
  2. Rapid Prototyping:  $t(Q) \ll t(Q_{\text{product}})$
  3. Usual Rapid Prototyping wrt. Full Custom
    - Semi-Custom: saving the prior processes
      - Weinberger Array, Gate Array, SOG, e.t.c.
    - Standard-Cell: saving
    - PLD
      - 1) SPLD
      - 2) CPLD
      - 3) FPGA

T.-C. Huang, NCUE Spring 2016


Page 5



T.-C. Huang, NCUE Spring 2016

Page 6


## Gate Matrix



T.-C. Huang, NCUE Spring 2016

Page 7


## Gate Array



T.-C. Huang, NCUE Spring 2016

Page 8


## SOG: Sea-of-Gates



T.-C. Huang, NCUE Spring 2016

Page 9

## Example of SOG Design




T.-C. Huang, NCUE Spring 2016


Page 10

## Physical Layout Skills

### 1. Widening methods:




### 2. Crossover:




T.-C. Huang, NCUE Spring 2016

Page 11

### 3. Dog-bone/Dog-Leg: No need to change layers for crossing



### 4. More usage of white space: Rubber forcing




T.-C. Huang, NCUE Spring 2016

Page 12

## Folding Lines of Diffusion

Example: Full Adder




T.-C. Huang, NCUE Spring 2016

Page 13

## Folding Lines of Diffusion

Example: Full Adder




T.-C. Huang, NCUE Spring 2016

Page 14

## Folding Lines of Diffusion

Example: Sum=A⊕B⊕C



T.-C. Huang, NCUE Spring 2016

Page 15

## Connections of Standard Cells


1. Butting



1. Wired




3. Feedthrough



T.-C. Huang, NCUE Spring 2016

Page 16


## Transmission Gate Layout Consideration




T.-C. Huang, NCUE Spring 2016

Page 17

## Multiplex




T.-C. Huang, NCUE Spring 2016



Page 18


## Multiplex Layout



T.-C. Huang, NCUE Spring 2016

Page 19


## Pass-Transistor and Transmission Gate



T.-C. Huang, NCUE Spring 2016

Page 20


## Function of $n$ -to- $N$ Address Decoders



T.-C. Huang, NCUE Spring 2016

Page 21


## Gate-Level Design of Address Decoders



T.-C. Huang, NCUE Spring 2016

Page 22


## Pseudo-NMOS Transistor-Level Single-Diffusion Design of Address Decoders



T.-C. Huang, NCUE Spring 2016

Page 23

## Transistor-Level Selectors / Multiplexers



T.-C. Huang, NCUE Spring 2016

Page 24

## CMOS Logic Structures

1. Conventional Logics
2. RAM/ROM-based Logic (dense, easily configurable)
3. Fully/Partially Complementary Logic (CMOS) (dense, LP)
4. BiCMOS Logic (improving drive, fanout)
5. NMOS-like Logic (high fanin, half transistor count)
6. Source Follower Pull-up Logic (SFPL, '92, improving speed)
7. Pass-Transistor Logic (PTL) ( $\rightarrow 1/4$  count,  $V_t$ -drop)
8. Transmission-Gate Logic (TGL) (complementary)
9. Clocked CMOS Logic (reducing glitch, speedup)
10. Dynamic CMOS Logic (speedup)
11. Domino Logic ('82)
12. Differential Cascode Voltage Switch Logic (DCVSL, '84, IBM)
13. True Single-Phase Clocked Logic (TSPC, '89)
14. Complementary Pass-Transistor Logic (CPL, '90)
15. Differential Domino CMOS Logic
16. MOS Current-Mode Logic (MCML, '96)

T.-C. Huang, NCUE Spring 2016

Page 25

## 1. Conventional Logics

### Bipolar Junction Transistor (BJT)

- Relay Logic
  - Ladder Diagram, incomplete logic
- Sequentially Accumulated (Computed) Logic
  - Input, calculated, and output in MCU; Very slow applications
- DRL (Diode-Resistor Logic)
  - Pulled by R, almost passive
- TDL (Transistor-Diode Logic)
- TRL (Transistor-Resistor Logic)
- TTL (Transistor-Transistor Logic)
  - Standardized, 0~0.4/2.8~5V
- ECL (Emitter-Coupled Logic)
  - Fast, high power dissipation
- Integrated Injection Logic
  - Basically, a Wired AND logic at the collector; 1972

T.-C. Huang, NCUE Spring 2016

Page 26

## 2. RAM/ROM-based Logic

A Logic Unit in Some CPLD

ABC	W	X	Y	Z
000	0	0	0	0
001	0	0	1	1
010	1	0	0	1
011	1	0	0	0
100	0	1	0	0
101	1	0	0	0
110	0	0	1	0
111	0	0	0	1


- Universal but exponential size wrt. input count.
- Easily synthesizable
- Flexible and reconfigurable for both RAM and logics.
- Usually utilized in most CPLD.

T.-C. Huang, NCUE Spring 2016

Page 27

## 3. Standard CMOS Logic Structures

Complementary MOS Logic




T.-C. Huang, NCUE Spring 2016

Page 28

## 4. BiCMOS Logic Structures

BiCMOS Logic

- Compared with Bipolar Logics:
  - CMOS Logics: Low power ( $IDDQ \rightarrow 0$ )
  - Poor drive capability
- Basic idea of BiCMOS Inverter:




T.-C. Huang, NCUE Spring 2016

Page 29

## 4. BiCMOS Logic Structures

A BiCMOS Inverter




T.-C. Huang, NCUE Spring 2016

Page 30

## 5. NMOS Logic Structures


NMOS Inverter



T.-C. Huang, NCUE Spring 2016

Page 31

## 5. Pseudo-nMOS Structures




T.-C. Huang, NCUE Spring 2016

Page 32

## 5. NMOS-like Structures

NAND-Type (Pseudo-) NMOS Circuit




T.-C. Huang, NCUE Spring 2016

Page 33

## 5. NMOS-like Logic Structures


NOR-Type (Pseudo-) NMOS Circuit



T.-C. Huang, NCUE Spring 2016

Page 34


## 5. Compaction, Leakages & Speed



T.-C. Huang, NCUE Spring 2016

Page 35


## Programmable Logic Array (PLA)



T.-C. Huang, NCUE Spring 2016

Page 36


## 7. Pass-Transistor & Transmission Gate



T.-C. Huang, NCUE Spring 2016

Page 37


## Multiplex (review)



T.-C. Huang, NCUE Spring 2016

Page 38


## Multiplexer Layout



T.-C. Huang, NCUE Spring 2016

Page 39

## Bus Contention




Another problem in testing: difficult to test the control line stuck-at-1 faults.

T.-C. Huang, NCUE Spring 2016

Page 40

## PTL Exclusive OR Gate Pass-Transistor Logic Synthesis




1. Popularly used in modulo-2 logic, such as  $\oplus$  in LFSRs
2. Tradeoff btw speed, area and power-dissipation.

T.-C. Huang, NCUE Spring 2016

Page 41

## CMOS Logic Structures Address Decoder using Pass Transistor Logic




T.-C. Huang, NCUE Spring 2016

Page 42

## 6. SFPL


Source Follower Pull-up Logic



Discharging via Positive-Feedback at Inputs

## CMOS Logic Structures

TTL-Interface Inverter




## CMOS Logic Structures

General Dynamic CMOS Logic

- General Dynamic CMOS Logic:
  - IDD Path is turned off when clock-disabled and/or the output is evaluated when clock-enabled.
- In general:
  - Basic Dynamic CMOS n-Logic.
  - Basic Dynamic CMOS p-Logic.
  - Clocked CMOS Logic.
  - Domino Logic


## CMOS Logic Structures

Basic Dynamic CMOS Logic with n-Logic



## CMOS Logic Structures


Erroneous Evaluation in Cascaded Dynamic n-Logics




- They are evaluated at the same clock edges.
  - Even slow evaluation may be impossible if the output has been discharged by pre-charged inputs.
- Complementary Clocked, Non-inverting or Zipper

## CMOS Logic Structures

Clocked CMOS Logic (C<sup>2</sup>MOS)




## CMOS Logic Structures



T.-C. Huang, NCUE Spring 2016

Page 49

## CMOS Logic Structures




- The output won't be discharged by pre-charged inputs.
- Evaluation (clock) time should be  $> t_r \times \#stages$
- Limitations:
  - Buffer, non-inverting, charge redistribution

T.-C. Huang, NCUE Spring 2016

Page 50

## CMOS Logic Structures

### Wave Logic




- The timing is much critical.
- Very low immunity.

T.-C. Huang, NCUE Spring 2016

Page 51

## CMOS Logic Structures

### Domino Logic




- A weak pull-up p-device is used to balance the threshold and to make it static.
- The weak device is fed back -- a latch-version .

T.-C. Huang, NCUE Spring 2016

Page 52

## CMOS Logic Structures

### NP Domino Logic (Zipper CMOS)




- Dynamic circuit, small area, small parasitic capacitance;
- Glitch-free if designed carefully.

T.-C. Huang, NCUE Spring 2016

Page 53

## CMOS Logic Structures

### Multi-output Domino Logic (MODL)




T.-C. Huang, NCUE Spring 2016

Page 54

## CMOS Logic Structures

Charging Sharing Problem in Domino Logic




T.-C. Huang, NCUE Spring 2016

Page 55

## CMOS Logic Structures

Cascade Voltage Switch Logic (CVSL)




- Can be minimized;
- Can be implemented in clocked version, w/ pulled/latched devices.
- Good DC noise immunity => double railed for low voltage.

T.-C. Huang, NCUE Spring 2016

Page 56

## MOS Current-Mode Logic (CML)




- The highest MOS logic recently (1996)
- CVSL and CML provide complement logic outputs.
- Differential pair operates either in the saturation or cut-off regions.
- Current switch occurs at the point of maximum transconductance for both MOSFETs.
- Propagation delay is proportional to the output swing, independent from the supply voltage.
- Constant amount of current is drawn from power supply, independent from the switching activity.
- Much more efforts on dedicated design comparable to the multiple stage OPA design!

T.-C. Huang, NCUE Spring 2016

Page 57

## MOS Current-Mode Logic (CML) Example



T.-C. Huang, NCUE Spring 2016

Page 58