#### **Brief Syllabus Course Scope** 1. Scoped in CMOS with 80% Digital + 20% Else **VLSI** Design 1. Visit http://testlab.ncue.edu.tw/tch for details 2. Why Go CMOS: 2. Reference: Weste & Harris's textbook 1. Low power/cost 3. All-English Instruction 2. High density **Tsung-Chu Huang** 3. High Noise Margin 4. Requirements for This Course: 4. High Regularization ✓ Basic Logic Design **Department of Electronic Engineering** 5. Ratioless Circuits National Changhua University of Education ✓ Hardware Descriptive Language 6. Compromised for Analog Design Email: tch@cc.ncue.edu.tw 7. Highly Developed. ✓ Self-Motivation 3. Why Digital First: 5. Addendum: 2016/02/16 1. High digitalization except AD/DA and a part of PLL ✓ ftp://testlab.ncue.edu.tw/VLSI 2. Easy to start up **Field Taxonomy Major Contents** Today's Outline 1. Logic-Oriented MOS Theory – Transistor Sizing ■ Chips Everywhere! How do they come from? 2. Logic Cells – Full-custom Layout ■ The IC Design Service in Taiwan, CIC Inverte ransist 3. Digital IC Synthesis – Cell-base Layout ■ Introduction to TSMC, the largest foundry Process ction to OPA Design ogic Architectur Clock Strategy 4. Logic Structures and RTL Modules Other FABs over the world Physics Semiconducto 5. Introduction to Digital IP Process Technology Flomonts Math 6. Introduction to Memory Design Context Extracted from the above videos Technology 7. Introduction to Logic Testing > Animation in the view of Layout Engineers haracteristi 8. Introduction to Some Basics for Analog Circuits Tapin Flow via CIC 9. Introduction to SOC Design Homework #1 Given and due to 10/3. **IC** Evolution **IC** Evolution **Chips Everywhere Now!** ✓ 1947 First Transistor (Shockley, Bardeen and Bratain) ✓ 1960-1966 SSI ~ 10 transistors per chip 1958 TI Monolithic IC ✓ 1966-1971 MSI 100 ~ 1000 transistors per chip 1959 Fairchild & TI Planar silicon IC ✓ 1971-1980 1k ~ 20K transistors per chip ~ LSI 1961 Fairchild & TI Commercial monolithic IC (RTL) ✓ 1980-1985 VLSI 20k ~ 500K transistors per chip $\checkmark$ ✓ 1985-ULSI > 500K transistors per chip ✓ 1962 TI Diode-transistor logic (DTL) ✓ 1962 Sylvania Transistor-transistor logic (TTL) 9 . 0 ✓ 1962 Motorola Emitter-coupled logic (ECL) 29 1962 RCA & Fairchild MOS IC egularization ✓ 1963 RCA Complementary MOS (CMOS) ✓ 1964 Fairchild First linear IC ✓ 1968 Intel MOS memory chips √



- 1969 Bell Labs Charge-coupled devices (CCD)
- ✓ 1970 Mostek MOS calculator chips
- ✓ 1971 Intel Microprocessor
- ✓ 1972 IBM & Philips Integrated Injection logic

| How is a CPU made? Intel®01   | Purification and Growing Intel®01   | Silicon Ingot Intel®01   |
|---|---|--|
| > from Sand! > 25% Si + O Image: Constraint of the system of the syst | <ul> <li>The silicon from sand is purified in multiple steps to finally reach semiconductor manufacturing quality to 1ppm alien atoms of dopant.</li> <li>In this picture you can see how one big crystal is grown from the purified silicon melt.</li> <li>The resulting mono-crystal is called an ingot.</li> </ul>   | <ul> <li>One ingot weighs approximately 100 kg with a silicon purity of 99.9999 percent.</li> <li>Some ingots can stand higher than five feet (150cm).</li> </ul>  |
| Ingot Slicing Intel®01  | Lapping and Publishing Intel®01   | Photo Resist Application Intel®01  |
| <ul> <li>The Ingot is then sliced to wafers.</li> <li>Today, CPUs are commonly made on 300 mm (12") wafers.</li> </ul>  | After slicing the wafers are lapped and polished until they have flawless, mirror-smooth surfaces.         Image: state of the sta | <ul> <li>• The blue liquid is a photo resist (PR) finish similar to those used in film for photography.</li> <li>• The wafer spins during this step to allow an evenly-distributed coating that's smooth and also very thin.</li> <li>• The photograph is analogy to traditional lithography.</li> <li>• With the state of th</li></ul> |
| UV Light Exposure Intel®01  | PR Washing Intel®01   | Etching Intel®01   |
| <ul> <li>PR finish is exposed to ultra violet (UV) light.</li> <li>For +film, exposed area will become soluble, and vice versa.</li> <li>Using masks that act like stencils creating various circuit patterns.</li> <li>A lens reduces the mask's image to a small focal point.</li> <li>The resulting "print" on the wafer is typically 4X smaller, than the mask's pattern.</li> </ul>  | The PR is completely dissolved by a solvent. This reveals a pattern of photo resist made by the mask.   | <ul> <li>The photo resist layer protects wafer material that should not be etched away.</li> <li>Areas that were exposed will be etched away with chemicals.</li> </ul>  |
|   |   |  |

Refer to http://poli.cs.vsb.cz/edu/arp/down/vyroba-cpu/vyroba-cpu.html

Refer to http://poli.cs.vsb.cz/edu/arp/down/vyroba-cpu/vyroba-cpu.html

Refer to http://poli.cs.vsb.cz/edu/arp/down/vyroba-cpu/vyroba-cpu.html

| Iron Doping Intel®01  | Iron Implantation Intel®01   | Wafer Electroplating Intel®01  |
|---|--|--|
| <ul> <li>After etching the PR is removed and the desired shape b</li> <li>Commo implanta</li> </ul>   | <ul> <li>A the exposed areas of the silicon wafer are bombarded with ions.</li> <li>A lons are implanted in the silicon wafer to alter the way silicon in these areas conduct electricity.</li> <li>A lons are propelled onto the surface of the wafer at very high velocities ~ 10<sup>5</sup> m/s.</li> </ul>  | <ul> <li>The wafers are put into a copper sulphate solution at this stage.</li> <li>Copper ions are deposited onto the transistor through a process called electroplating.</li> <li>The copper ions travel from the positive terminal (anode) to the negative terminal (cathode) which is represented by the wafer.</li> <li>Then the copper ions settle as a thin layer on the wafer surface.</li> </ul>  |
| Iron-Settle Polishing Intel®01  | Layering Intel®01  | Wafer Testing Intel®01   |
| • The excess material is polished off leaving a very thin layer of copper.  | <ul> <li>Aultiple metal layers are created to interconnects in between transistors.</li> <li>While computer chips look extremely flat, they may actually have over 20 layers to form complex circuitry.</li> </ul>   | <text></text>  |
| Die Screening Intel®01  | IC Packaging Intel®01  | Final Test: CPU Testing Intel®01   |
| <ul> <li>&gt; The chips are inked into good, ugly and bad dies by wafer testing.</li> <li>&gt; Then the dies are sliced.</li> <li>&gt; Good dies will be put forward for the next step (packaging) while bad dies are discarded.</li> </ul> | <ul> <li>The substrate, the die, and the heatspreader are put together to form a completed processor.</li> <li>The green substrate builds the electrical and mechanical interface for the processor to interact with the rest of the PC system.</li> <li>The silver heatspreader is a thermal interface where a cooling solution will be applied.</li> </ul> | <ul> <li>During final test the processors are tested for their key characteristics, usually the tested characteristics are power dissipation and maximum frequency.</li> <li>Image: Constraint of the state o</li></ul> |
| Refer to http://poli.cs.vsb.cz/edu/arp/down/vyroba-cpu/vyroba-cpu.html  | Refer to http://poli.cs.vsb.cz/edu/arp/down/vyroba-cpu/vyroba-cpu.html   | Refer to http://poli.cs.vsb.cz/edu/arp/down/vyroba-cpu/vyroba-cpu.html   |


#### IC Binning and Grading Intel®01

- Based on the test result of class testing processors with the same capabilities are put into the same transporting trays.
- This process is called "binning," a process with which many Tom's Hardware readers will be familiar.
- Binning determines the maximum operating frequency of a processor, and batches are divided and sold according to stable specifications.



Refer to http://poli.cs.vsb.cz/edu/arp/down/vyroba-cpu/vyroba-cpu.htm


#### **IC FAB MPW Services**



## **Context Reviews on Process Tech**

- 1. Si Semiconductor Technology
- 2. Basic CMOS Technology
- 3. CMOS Process
- 4. Layout Design Rules
- 5. Latchup Effect
- 6. Extractor & DRC
- 7. An n-Well CMOS Process Flow
- 8. CIC Tape-In Flow & Tutorial

## The IC-Design Building



#### Some Terminology

- > FAB: fabrication, analogy to layout-style manufacture
- Foundry: factory for basing the industry chain like the metal castings, especially for semiconductor industry
- FABless Design House: small design company usually w/o FAB equipments
- CIC: Chip Implementation Center, National Applied Research Laboratories
- MPW: Multi-Project Wafer

#### Some Videos on Semiconductor Wafer Process



# **CMOS Process Tech**

- 1.Oxidation (氧化)
- 2.Epitaxy (磊晶)
- 3.Deposition (沉積)
- 4.Implantation (植入)
- 5.Diffusion (擴散)

### Videos on Silicon Wafer Processing

- > Wafer Process at Texas Instrument, 2000 (9 min)
- Semiconductor Technology at TSMC, 2011 (8 min)
- Chip Manufacture Process, 2008 (10min)
- CPU Manufacture at AMD, 2009 (11min)
- Intel 22nm FinFET Process Flow, 2013 (10min)

## **Ingot Production**



