



## Introduction to Memory

1. Development of Memory Industry
2. Taxonomy of Memory
3. Standardization
4. CCD
5. SRAM
6. DRAM
7. ROM
8. CAM
9. Memory Hierarchy
10. Timing Diagram
11. Factors Lowing Down a Memory System

## Moore's Law on Transistor Counts




## Moore's Law on Transistor Counts




## Units of Memory

Name	Abbreviation	Exact Number of Bytes	Approximate Number of Bytes
Byte	B	1	1
Kilobyte	KB	1,024 bytes	1 thousand
Megabyte	MB	1,024 kilobytes	1 million
Gigabyte	GB	1,024 megabytes	1 billion
Terabyte	TB	1,024 gigabytes	1 trillion
Potabyte	PB	1,024 terabytes	1 quadrillion


## Moore's Law on Memory



## MOS Memory Learning Curve



## Typical Storage Hierarchy




## Taxonomy

1. by Access Structure
  1. Random Access Memory (RAM)
  2. Serial Access Memory (SAM)
  3. Content Access Memory (CAM)
2. by Alterability
  1. RAM: R/W Memory, SRAM, DRAM, CCD
  2. ROM
  3. EPROM
  4. EEPROM
  5. Filed Alterable ROM, e.g., Flash
3. by Device: BJT, NMOS, CMOS, CCD


## Basic CCD




## Basic Static RAM (SRAM)



## Basic SRAM Architecture




## A Simple Sense Amplifier (SA)




Typically, the SA must be sensitive enough to read about 10mV.

## Historical Evolution of DRAM




## Historical Evolution of DRAM

### Basic Planar and Trench DRAM Cells




## Basic ROM Architecture




## RAM Self-Repair


- To promote the product yield.



## Amplification of SA




## SRAM Circuitry




## Basic SRAM Architecture

Row/Column  
Multiplexer  
And Buffer




## A Simple Sense Amplifier (SA)




Typically, the SA must be sensitive enough to read about 10mV.

## Basic SRAM Architecture An Embedded SRAM




## Standard DRAM Development





## Related Techniques of DRAM

1. EDO: Extended Data Output  
+ Fast Page Mode
2. BEDO: Burst EDO (4 addr. per burst)  
+ Burst Mode: 4 Addresses per burst
3. DDR: Double Data Rate Technique
4. SDRAM: Synchronous DRAM
5. RDRAM: RAMBus DRAM
6. VDRAM: Video RAM

## Op Frequency vs. Customizability



## DRAM Cylindrical Stacked Cells



## Basic Standards of Timing Diagrams

### Basic I/O Signals

1. CS: Chip Select
2. Adr.: Address
3. WE: Write Enable
4. OE: Output Enable
5. Di: Data-input
6. Do: Data-output
7. RAS: Row Address Strobe
8. CAS: Column Address Strobe

## Basic Standards of Timing Diagrams

### Approaches


1. JEDEC (Joint Electronics Device Engineering)
2. EIAJ
3. IEC

1. JEDEC Standard Timing Symbol
2. Order notes in parentheses
3. Causal Arrows
4. Description

## Basic Standards of Timing Diagrams


### Example

Parameter	Symbol		Standard		Alternate		Min	Max	Min	Max	Min	Max
	Standard	Alternate	Min	Max	Min	Max						
Read Cycle Time	$t_{AVAV}$	$t_{RC}$	25	—	30	35	—	—	—	—	—	—
Address Access Time	$t_{AVWL}$	$t_{AA}$	—	25	—	30	—	—	30	—	35	—
Chip Enable Access Time	$t_{CELV}$	$t_{ACS}$	25	—	30	—	—	—	—	—	—	—
Output Enable Access Time	$t_{OEOL}$	$t_{OA}$	12	—	15	—	—	—	—	—	—	—
Output Hold from Address Change	$t_{AHDX}$	$t_{DH}$	5	—	5	—	5	—	5	—	5	—
Chip Enable Low to Output Active	$t_{CELOA}$	$t_{LA}$	0	—	7	—	10	—	10	—	10	—
Chip Enable High to Output High Z	$t_{CEHIZ}$	$t_{HZ}$	0	10	0	12	0	12	0	12	0	12
Output Enable Low to Output Active	$t_{OELOA}$	$t_{LA}$	5	—	8	—	10	—	10	—	10	—
Output Enable High to Output High Z	$t_{OEHIZ}$	$t_{HZ}$	0	10	0	12	0	12	0	12	0	12




## Write Cycle

Parameter	Symbol		Standard		Alternate		Unit
	Standard	Alternate	Min	Max	Min	Max	
Write Cycle Time	$t_{AVAV}$	$t_{WC}$	25	—	30	35	ns
Address Setup Time	$t_{AVWL}$	$t_{AS}$	0	—	0	—	ns
Address Valid to End of Write	$t_{AVWH}$	$t_{AV}$	20	—	20	—	ns
Write Pulse Width	$t_{WLVH}$	$t_{WP}$	20	—	20	—	ns
Data Valid to End of Write	$t_{DVWH}$	$t_{DV}$	10	—	12	—	ns
Data Hold Time	$t_{WDHX}$	$t_{DH}$	0	—	0	—	ns
Write Low to Output High Z	$t_{WLOZ}$	$t_{WZ}$	0	10	0	12	ns
Write High to Output Active	$t_{WHDX}$	$t_{WA}$	5	—	8	—	ns
Write Recovery Time	$t_{WHAX}$	$t_{WR}$	0	—	0	—	ns



## Factors Slowing Down Memory Sys.

Bus Contention




Ground Bounce




System Bandwidth


## Address-Multiplexed Read Timing



## Address-Multiplexed Write Timing



## Reduced Functional Memory Model




## Reduction of Functional Faults

1. Stuck-At Faults
  - Cell stuck
  - Driver stuck
  - Read/write line stuck
  - Chip-select line stuck
  - Data line stuck
  - Open in data line
2. Transition Faults
  - Cell can be set to 0 but not to 1 or vice versa.
3. Coupling Faults
  - Short between data lines
  - Crosstalk between data lines
4. Neighborhood Pattern Sensitive Faults
  - Pattern sensitive interaction between cells
5. Address-decoder Faults
  - Address line stuck
  - Open in address line
  - Shorts between address lines
  - Open decoder
  - Wrong access
  - Multiple access

## Reduced Functional Faults Fault Models

1. Address Decoder Faults
2. Memory Cell Faults
  1. Single Cell Faults
    - Single-Cell Stuck-At Faults (SCSF)
    - Single-Cell Transition Faults (SCTF)
  2. Dual-Cell Faults
    - Coupling Faults (CF)
  3. Multiple-Cell Faults
    - Neighbor Cell Faults
    - Single Line Faults
    - Neighbor Line Faults

## Fault Levels and Assumptions



## Coupling Functional Faults Coupling Relations

- Assume  $w(x, y)$  denotes a write  $y$  operation to a cell containing an  $x$ .
- $\langle I/F \rangle$  denotes a fault in a single cell where  $I$  describes the sensitizing input and  $F$  describes the fault value.
- $\langle I_1, I_2, \dots, I_{n-1}; I_n/F \rangle$  denotes a fault involving  $n$  cells where  $I_1, I_2, \dots, I_{n-1}$  describes conditions on the  $n-1$  cells to sensitize the fault in cell  $n$  and  $I_n$  describes the condition for the fault to be sensitized in cell  $n$ .

## Coupling Functional Faults

A. J. van de Goor, 1991

- Classified by Cell Count  $k$  and Affected Position Count  $p$ .
- $r$ : the corresponding row;  $c$ : the corresponding column
- $n = R \times C$ , the total number of cells.

$k$	$p$			
	$I$	row	column	$n$
1	$k1p1$	$k1pr$	$k1pc$	$k1pn$
2	$k2p1$	$k2pr$	$k2pc$	$k2pn$
$I$	$kip1$	$kipr$	$kipc$	$kipn$
$n$	$knp1$	$knpr$	$knpc$	$knpn$

## Brief Introduction to Memory Test

Fault Model:

0	0	1	1	0
1	0	1	0	1
0	1	0	0	0
0	0	1	1	0
0	1	0	0	0

Basics:  $\downarrow w0 \downarrow r0 \downarrow w1 \downarrow r1 \downarrow (w1r1w0r0)$

Detailed in the *Introduction to IC Test*.

## March Test

Suk, 1981

- A march test consists of a finite sequence of march element that is a finite sequence of operations applied to every cell in memory before proceeding to the next cell.
- Notation of March Tests:

$$\uparrow (\text{operations}) = \begin{array}{l} \text{for}(a = 0; a < n; a++) \\ \text{operations} \\ \end{array}$$

$$\downarrow (\text{operations}) = \begin{array}{l} \text{for}(a = n - 1; a \geq 0; a--) \\ \text{operations} \\ \end{array}$$

## March Test

Suk, 1981

- Operations of March Tests:
  - $w0$ : write zero to the cell,
  - $w1$ : write one to the cell,
  - $r0$ : read and detect whether the result is 0,
  - $r1$ : read and detect whether the result is 1.
- Example: the simplest model (non-coupling SAF)
- For the non-coupling SAF,  $2n$   $wr$ -operations are needed.

## Traditional RAM Test

- Zero-One:
  - Not all TF, CF are detected,  $4 \times 2a$  length ( $a$ -bit address)
- Checkboard:
  - additionally detects shorts btw adjacent cells.
- GALPAT (Galloping pattern) and Walking 1/0
- Sliding Diagonal
- Butterfly



## Multiple RAM Fault March Tests


- Test-US: MATS, MATS+
  - Modified Algo. Test Seq. for unlinked SAFs.
- Test-UT: Marching 1/0, MATS++
- Test-UCin: March X
- Test-UCid: March C- (C)
- Test-LCid: March A
- Test-LTin: March Y
- Test-LTCid: March B

## Animation Educator


- Download from the lecture website.
- Exercise the Visual Basic in the given Excel files
- Try to simulate one or two of march tests

Memory Test Simulator								
R/C	0	1	2	3	4	5	6	7
0	0	1	0	1	0	1	0	1
1	1	0	1	0	1	0	1	0
2	0	1	0	1	0	1	0	1
3	1	0	1	0	1	0	1	0
4	0	1	0	1	0	1	0	1
5	1	0	1	0	1	0	1	0
6	0	1	0	1	0	1	0	1
7	1	0	1	0	1	0	1	0

## Comparison on Fault Coverage



## Memroy BIST Architecture




TPG: Test Pattern Generator,  
CUT: Circuit under Test,

ORA: Output Result Analyzer  
BISTC: BIST Controller

## Schmoo Plot

- To show the parametric relations during parameter test.



## Concurrent Test and Partitioning

- Partitioning is frequently used to reduce the power dissipation, time response and to provide possible concurrency for most circuits.
- Generic Memory Partitioning:

